This involves tasks such as algorithm partitioning, scheduling, resource allocation, and rtl generation. After completing this lab, you will be able to: In this tutorial, you will work through the vitis hls tool gui to build, analyze, and optimize a hardware kernel
You are working through the vitis kernel flow in the vitis tool. You will simulate, synthesize, and implement the provided design Here are some key concepts related to coding and synthesizing the c++ functions in your hls component with details covered in forthcoming sections:
Optimizing for area and logic Describes different methods for improving resource utilization and explains how some of the directives have impact on the area utilization. Optimize fpga designs with hls tools Master hardware resources, memory configurations, and dsp implementations.
You will use vitis hls in gui mode to create a project
